It is widely recognized that double-gate (DG) and tri-gate (TG) devices provide excellent short channel effect (SCE) immunity thanks to the strong channel controllability by multi-gates. Therefore, the scaled 3D channel flash memories have actively been investigated [1] [2] [3] [4] [5] . However, such developed devices have an oxide-nitride-oxide (ONO) charge trapping layer, and the threshold voltage (V t ) variability before and after program/erase (P/E) cycle have not been investigated sufficiently. In this work, we fabricate scaled DG and TG flash memories with a thin poly-Si floating-gate (FG), and comparatively investigate their V t variations. Also, the S-slope and punch-through property of the fabricated devices are evaluated and discussed. Figure 1 shows the schematic device structures of the DG and TG flash memories. The device fabrication process flow is shown in Fig.  2 . The Si-fin channels were fabricated by EB-lithography and orientation dependent wet etching [6] . Hard masks on top of Si-fin channels were etched out by RIE for TG devices. In this step, BOX was also recessed. After tunnel oxide (T ox = 8 nm) formation, a 30-nm-thick n
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It is widely recognized that double-gate (DG) and tri-gate (TG) devices provide excellent short channel effect (SCE) immunity thanks to the strong channel controllability by multi-gates. Therefore, the scaled 3D channel flash memories have actively been investigated [1] [2] [3] [4] [5] . However, such developed devices have an oxide-nitride-oxide (ONO) charge trapping layer, and the threshold voltage (V t ) variability before and after program/erase (P/E) cycle have not been investigated sufficiently. In this work, we fabricate scaled DG and TG flash memories with a thin poly-Si floating-gate (FG), and comparatively investigate their V t variations. Also, the S-slope and punch-through property of the fabricated devices are evaluated and discussed. Figure 1 shows the schematic device structures of the DG and TG flash memories. The device fabrication process flow is shown in Fig.  2 . The Si-fin channels were fabricated by EB-lithography and orientation dependent wet etching [6] . Hard masks on top of Si-fin channels were etched out by RIE for TG devices. In this step, BOX was also recessed. After tunnel oxide (T ox = 8 nm) formation, a 30-nm-thick n + -poly-Si FG was fabricated. TEOS-SiO 2 (18 nm) was deposited as the inter poly dielectric (IPD) layer, followed by the deposition of control-gate (CG) material (20 nm PVD-TiN/100 nm n + -poly-Si). The other processes are similar to those of FinFETs [7] . Figure 3 shows the SEM images of the fabricated flash memories after FG and CG formation. It is clear that scaled FG and CG are successfully fabricated. Figure 4 shows the cross-sectional STEM images of the fabricated DG and TG devices. It is clearly confirmed that no hard-mask exists on top of fin channel in TG device, but it still remains in DG device, i.e., DG and TG fabrication are successful. Figure 8 compares the average V t (<V t >) and S-slope data for DG and TG devices. It is obvious that TG devices show almost a constant V t and excellent S-slope, while remarkable V t roll-off and S-slope degradation are observed in DG devices. These results indicate that TG structure has superior SCE immunity compared to DG structure thanks to the additional top gate control.
Device fabrication

Results and discussion
The measured source-drain (SD) breakdown voltages (BV DS ) is higher than 3.2 V even L gc was down to 76 nm as shown in Fig. 9 (a), which allows scaled NOR flash application. However, in the NOR mode operation, V gc = 10 V was used due to the low gate breakdown voltage (BV GC ) as shown in Fig. 9 (b). Such a lower BV GC can be improved by introducing ONO IPD instead of TEOS-SiO 2 , which is under development. Figure 10 shows the I d -V g characteristics of the fabricated DG and TG devices with the same L gc = 76 nm after one P/E cycle. The extracted σV t 's are shown in Fig. 11 . Note that the σV t 's for TG devices are smaller than those of DG devices. Figure 12 shows the statistical V t variations of the TG devices with different L gc 's, and the <V t > values for TG and DG devices are summarized in Fig. 13 . Note that memory window of TG device is larger than that of DG device in all L gc range. This is reasonable because TG devices have a higher capacitance of IPD between FG to CG due to the top channel and recessed BOX. The higher program speed is also confirmed in TG device compared to DG device as shown in Fig. 14. 
Conclusion
The DG and TG flash memories have been fabricated using (110) SOI wafers, and their electrical characteristics have been compared directly. It was found that better SCE immunity, smaller V t variations and higher program speed are obtained in TG devices compared to DG ones because of the additional top gate and recessed BOX in TG devices. Moreover, it was found that BV DS is higher than 3.2 V even L gc was down to 76 nm. Therefore, the developed TG device structure is very useful to the further scaling of NOR flash memory. 
